



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/062,992	01/31/2002	Steven Teig	SPLX.P0096	2859
48947	7590	08/10/2005	EXAMINER	
STATTLER, JOHANSEN, AND ADELI LLP 1875 CENTURY PARK EAST SUITE 1050 CENTURY CITY, CA 90067			LU, KUEN S	
			ART UNIT	PAPER NUMBER
			2167	

DATE MAILED: 08/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/062,992

Applicant(s)

TEIG ET AL.

Examiner

Kuen S. Lu

Art Unit

2167

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 24 March 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1 and 3-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 and 3-21 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date: _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>7/12/2005</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendments

1. The Action is responsive to the Applicant's Amendments, filed on March 24, 2005. The Amendment made to the claims 1, 11 and 20-21 is noted. Also noted and considered is the Information Disclosure Statement by Applicant, submitted on July 12, 2005.
2. As for the Applicant's Remarks on claim rejections, March 24, 2005, has been fully considered by the Examiner, please see discussion in the section ***Response to Arguments***, following the Office Action for non-Final Rejection (hereafter "the Action", as shown next.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 1-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over by Pedersen et al. (U. S. Patent 6,134,705, hereafter "Pedersen"), in view of Lum (U.S. Patent 6,272,529).

As per claim 1, Pedersen teaches "A data storage structure that stores a plurality of sub-networks," at col. 11, lines 44-60 where newly and original synthesized sub-netlist are saved, and "wherein each sub-network performs" functions at col. 11-14 and Figs. 7A-7F, nodes u and v, where sub-netlists perform output functions.

Pedersen does not specifically teaches each network performs at least three output functions.

However, Lum teaches a sub-network performs multiple output functions via I/O controllers at Fig. 2 wherein eight output functions are perform at each controller.

It would have been obvious to one having ordinary skill in the art at the time of the applicant's invention was made to combine Lum's reference with Pedersen's by further extending the functions performed by a network or subnet from two to a multiple number greater than two because both references are directed to circuit design and network application, the combined teaching of the two references would have allowed a more compact of electronic design such that the selection of electronic components would have been more flexible and the need of more special hardware could have been decremented or eliminated.

Pedersen further teaches "wherein the data storage structure stores each sub-network based on a parameter derived from **all** the output functions of the sub-network"

at Figs. 7E-7F and col. 16, lines 21-39 where the un-synthesized sub-netlist Fig. 7E performs output functions at nodes u and v, and Fig. 7F is the parameter derived at the synthesized sub-netlist is at node u.

As per claim 2, Pedersen further teaches "some of the sub-networks are multi-function sub-networks, wherein each multi-function sub-network performs more than one output function, wherein the parameter of each multi-output function is derived from all the output functions of the multi-output function" at Figs. 7E-7F and col. 16, lines 21-39 where the un-synthesized sub-netlist Fig. 7E performs output functions at nodes u and v, and the parameter derived at the synthesized sub-netlist Fig. 7F is at node u.

As per claim 3, Pedersen further teaches "each sub-network includes a set of circuit elements, and the data storage structure stores each sub-network in terms of (i) a graph that represents the topology of the set of circuit elements of each sub-network, wherein the graph includes a node for each circuit element of the sub-network, (ii) a set of local functions that includes a local function for each node of the graph" at Fig. 7A and at col. 1, lines 37-44 where the sub-netlist (element 700) includes elements 702-740, and Southgate (referenced by Pedersen at col. 1, lines 37-43) states a fully described block diagram stored in a graphic design file at col. 4, lines 65-67, and further at Fig. 7E where a set of local functions include the functions at nodes u and v.

As per claim 4, Pedersen further teaches “the data storage structure stores, for each sub-network, an identifier that specifies the set of local functions and the graph that specify the sub-network” at col. 11, line 62 – col. 4, line 3 where a sub-netlist is identified and synthesized for its nodes and the graph by mapping the changed design onto the target hardware.

As per claim 5, Pedersen further teaches “the identifier for each sub-network specifies the locations that store the set of local functions and the graph of the particular sub-network” at Figs. 4A-4B and at col. 11, line 62 – col. 4, line 3 where a sub-netlist is identified and synthesized for its nodes and the graph by mapping the changed design onto the target hardware.

As per claims 6 and 16, Pedersen further teaches “the identifier for each sub-network is a set of indices that specifies the set of local functions and the graph of the sub-network” at Figs. 4A-4B and col. 11, lines 62-66, col. 12, lines 10-15 and 43-45, and col. 13, lines 28-38 and 43-54 where an identified sub-netlist is analyzed for its gates locations and nodes functions.

As per claims 7 and 17, Pedersen further teaches “the set of indices for each sub-network includes a graph index and a set of function indices, wherein, for each sub-network, the graph index identifies the storage location of the graph for the sub-network, and each function index identifies the storage location of a local function of the sub-

network” at Figs. 4A-4B and col. 6, lines 29-35 and 54-59 where gates and nodes are selected from the synthesized and un-synthesized sub-netlist one by one for analysis.

As per claims 8 and 18, Pedersen further teaches “the storage structure is a database, and the graphs are stored in a graph table, the local functions are stored in at least one function table, wherein each graph index specifies a record in the graph table, and each function index specifies a record in the function table” at Fig. 7A and col. 1, lines 37-44 and Southgate: at col. 9, lines 28-36 and 41-49 where graphic editor uses graphic design database for reading from writing to the graphic design block diagram for integrated circuit and interacts with hierarchy information database which stores the hierarchy information files for each IC design.

As per claims 9 and 19, Pedersen further teaches “the local functions are stored in multiple function tables, wherein a first function table is for n -input functions, and a second function table is for m -input functions, where n and m are integers, wherein some of the function indices specify functions in the first function table while other function indices specify functions in the second function table” at Fig. 7D where sub-netlists 762, 764 and 766 each has two inputs and one output functions while 776 has four and two, respectively.

As per claim 10, Pedersen further teaches “the data storage structure associates the generated parameter for each sub-network with the graph and function identifier for the

sub-network” at col. 11, line 62 – col. 4, line 3 where a sub-netlist is identified and synthesized for its nodes and the graph by mapping the changed design onto the target hardware.

As per claim 11, Pedersen teaches “A data storage structure that stores a plurality of sub-networks,” at col. 11, lines 44-60 where newly and original synthesized sub-netlist are saved, and “wherein each sub-network is for performing” output functions at col. 11-14 and Figs. 7A-7F, nodes u and v, where sub-netlists perform output functions.

Pedersen does not specifically teaches each network performs at least three output functions.

Pedersen does not specifically teaches each network performs at least three functions.

However, Lum teaches a sub-network performs multiple output functions via I/O controllers at Fig. 2 wherein eight output functions are perform at each controller.

It would have been obvious to one having ordinary skill in the art at the time of the applicant’s invention was made to combine Lum’s reference with Pedersen’s by further extending the functions performed by a network or subnet from two to a multiple number greater than two because both references are directed to circuit design and network application, the combined teaching of the two references would have allowed a more compact of electronic design such that the selection of electronic components would have been more flexible and the need of more special hardware could have been decremented or eliminated.

Pedersen further teaches "wherein the data storage structure stores each sub-network based on a parameter derived from **all** the output functions of the sub-network" at Figs. 7E-7F and col. 16, lines 21-39 where the un-synthesized sub-netlist (Fig. 7E) performs output functions at nodes u and v, and the parameter derived at the synthesized sub-netlist is at node u (fig. 7F); and "a data access manager that identifies and retrieves sub-networks from the data storage structure" at Fig. 3A, step 314, and col. 10, lines 40-50 where compiler is the data access manager for identifying the sub-netlist, by a comparison process, and retrieving the sub-netlist to be incrementally recompiled.

As per claim 12, Pedersen further teaches "the data access manager receives a parameter, the manager searches the data storage structure for sub-networks that are stored based on the received parameter, and if the manager finds a sub-network that is stored based on the received parameter, the manager retrieves the sub-network" at Fig. 3A, step 314, and col. 10, lines 43-50 where user input the changed design for receiving and retrieving the sub-netlist to be incrementally recompiled.

As per claim 13, Pedersen further teaches the following:
"each sub-network includes a set of circuit elements, and the data storage structure stores each sub-network in terms of (i) a graph that represents the topology of the set of circuit elements of each sub-network, wherein the graph includes a node for each circuit element of the sub-network, (ii) a set of local functions that includes a local function for

each node of the graph” at Fig. 7A and at col. 1, lines 37-44, for example, the sub-netlist (element 700) includes elements 702-740 and Southgate (referenced by Pedersen at col. 1, lines 37-43) stated a fully described block diagram is stored in a graphic design file at col. 4, lines 65-67, and further at Fig. 7E where a set of local functions include the functions at nodes u and v; and

“for each retrieved sub-network, the manager retrieves the graph and the set of local functions of the sub-network” at Fig. 3A, step 314, and col. 10, lines 40-50 where compiler is the data access manager for identifying the sub-netlist, by a comparison process, and retrieving the sub-netlist to be incrementally recompiled.

As per claim 14, Pedersen further teaches the following:

“the data storage structure stores, for each sub-network, an identifier that specifies the set of local functions and the graph that specify the sub-network” at col. 11, line 62 – col. 4, line 3 where a sub-netlist is identified and synthesized for its nodes and the graph by mapping the changed design onto the target hardware;

“the data storage structure associates the generated parameter for each sub-network with the graph and function identifier for each sub-network” at Fig. 3A, step 314, and col. 10, lines 40-50 where the compiler conducts a the process for identifying the sub-netlist, by a comparison process, and retrieving the sub-netlist to be incrementally recompiled; and

“the manager uses the received parameter to identify an identifier associated with the received parameter, and then uses the identified identifier to retrieve a graph and a set

of local functions” at Fig. 3A, step 314, and col. 10, lines 40-50 where user is allowed to input changed design for identifying the new gates such the incremental synthesized process can start.

As per claim 15, Pedersen further teaches “the manager uses the received parameter to identify a set of identifiers associated with the received parameter, and then use the identified set of identifiers to retrieve graphs and sets of local functions that specify several sub-network” at Fig. 3A, step 314, and col. 10, lines 40-50 where compiler is the data access manager for identifying the sub-netlist, by a comparison process, and retrieving the sub-netlist to be incrementally recompiled.

5. Claims 20-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over by Pedersen et al. (U. S. Patent 6,134,705, hereafter “Pedersen”) in view of Lum (U.S. Patent 6,272,529) as applied to claims 1-19 above, and further in view of Moreaux (U.S. Patent 6,925,088).

As per claims 20 and 21, the combined teaching of Pedersen and Lum teaches “each sub-network comprises a set of circuit elements” (See Pedersen: Figs. 7A-7D where sub-netlist comprises a set of circuit elements).

The combined teaching of Pedersen and Lum references does not specifically teach “at least some of the sub-networks comprise a first circuit having a first output outside

the sub-network and a second circuit having a second output outside the sub-network, wherein the first circuit receives a direct or indirect input from the second circuit”.

However, Moreaux teaches “at least some of the sub-networks comprise a first circuit having a first output outside the sub-network and a second circuit having a second output outside the sub-network, wherein the first circuit receives a direct or indirect input from the second circuit” at Fig. 3 wherein a subnet connects star distributors (elements 301s) and peripheral units or devices (elements 302s). Note the three elements 302s at the most right side in the Figure, as a first circuits, receives direct or indirect input from the two elements 301, the second circuits. Also note the elements 302s and 301s are all outside of the central subnet, the element 320 at the center in the Figure.

It would have been obvious to one having ordinary skill in the art at the time of the applicant’s invention was made to combine Moreaux with Lum and Pedersen references for further enhance the flexibility of circuit design such that a more compact of electronic design is possible for flexibly selecting electronic components and decrementing the need of more special hardware.

Conclusions

6. The prior art made of record

A. U. S. Patent No. 6,134,705

F. U. S. Patent No. 6,272,529

G. U. S. Patent No. 6,925,088

The prior art made of record and not relied upon is considered pertinent to applicant’s disclosure.

B. U. S. Patent No. 6,110,223

C. U. S. Patent No. 6,102,964

D. U. S. Patent No. 5,201,046

E. U. S. Patent No. 5,440,720

Response to Arguments

7. The Applicants' arguments filed on March 24, 2005 have been fully considered. As for the Examiner's response, please see discussion below.

In the Remarks of March 24, 2005, concerning claims 1 and 11, the Applicant argued that the Pedersen reference does not teach "at least three output functions" performed by a sub-network.

As to the above argument, the Examiner submits that the newly introduced Lum reference provides the teaching. Please refer to the Action for details.


As to the two newly added claims 20-21, amended in the Amendments of March 24, 2005, please refer to the Action for the claims rejection.

Contact information


8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kuen S. Lu whose telephone number is (571) 272-4114. The examiner can normally be reached on Monday-Friday (8:30 am-5:30 pm). If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, John E Breene can be reached on (571) 272-4107. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for Page 13 published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 886-217-9197 (toll-free).

Kuen S. Lu

Patent Examiner

August 8, 2005


Mohammad Ali
Primary Examiner

August 8, 2005